Normally-off operation AlGaN/GaN high electron mobility transistors have been developed utilising a fluorine-based treatment technique combined with a metal-oxide-semiconductor gate architecture. Threshold voltage as high as 5.1 V was achieved by using an 16 nm-thick Al 2 O 3 gate oxide film. Additionally, the device performed a drain current density of 500 mA/mm and a peak transconductance of 100 mS/mm, which are comparable to the conventional normally-on devices.
Introduction: AlGAN/GaN-based high electron mobility transistors are promising candidates for power electronic applications owing to their attractive properties, such as high breakdown field, high electron mobility, and capability of high temperature operation. For power switching applications, devices with normally-off operation are necessary because they can not only help simplify the complexity of the circuit but also reduce standby power consumption. In addition, they provide a fail-safe function because a noise higher than 3 V may occur on the gate electrode during the device operation [1] . Several approaches towards such requirements based on an AlGaN/GaN heterostructure have been investigated, such as the recessed gate [2] , fluoride-based treatment [3] , and the band diagram engineered approach [4, 5] . However, these approaches still encounter an issue which is either lower current density or insufficient threshold voltage for the gate noise blocking. In this Letter, we combined the fluorine-based treatment technique and an Al 2 O 3 film as the gate oxide layer to demonstrate normally-off operation AlGaN/GaN MOS-HEMTs with high threshold voltage, and with comparable current density to conventional normally-on HEMTs Fabrication of the MOS-HEMTs started with ohmic-contact formation with 7 mm drain-source spacing. Ti/Al/Ni/Au metal stacks (20/120/25/ 100 nm) were evaporated as ohmic metals and subsequently annealed in N 2 ambient at 8008C for 1 min. Mesa isolation was formed utilising an inductively coupled plasma (ICP) etcher with Cl 2 -based gas. A 100 nm-thick SiNx layer was deposited using plasma-enhanced chemical vapour deposition (PECVD) and was then patterned by lithography with a 1 mm-width etching window in the centre of the 7 mm drain-source gap. Before removal of the photoresist, the SiNx was etched by a reactive-ion etcher (RIE) with CF 4 /O 2 gas mixture, and the device was then treated with CF 4 plasma, of which the condition was similar with that reported in [6] . Afterwards, a 16 nm-thick Al 2 O 3 oxide layer was deposited using atomic-layer deposition (ALD) and the devices were subsequently annealed at 400 8C for 10 min in N 2 ambient. The thermal annealing was not only for damage recovery [ * ] but also for post-oxide-deposition annealing. Before gate metallisation, electrode pads were patterned by lithography and the oxide layer was removed by wet etching with HF solution. Finally, a 3 mm-length gate was evaporated with Ni/Au (20/ 300 nm) to cover the F ion treatment region, as illustrated in Fig. 1 . The gate width of the devices in this work was 2 × 50 mm.
Device characterisation: DC performances of the devices were measured by an Agilent E5270B. Fig. 2 compares I G -V G characteristics of normally-off operation HEMTs using the F-based treatment technique with and without an Al 2 O 3 layer. In reverse and forward performances, the MOS-HEMT appeared to have lower gate leakage current than the HEMT without the oxide layer. The gate of the conventional device started to turn on at V G ¼ 2 V, as defined by 1 mA/mm leakage current; however, the 16 nm-thick Al 2 O 3 layer prevented the other device from not only Schottky gate leakage but also tunnelling leakage current up to VG ¼ 12.7 V. Fig. 3 compares I D -V G characteristics of the devices with and without the oxide layer. Although the conventional device performed higher drain current and higher peak transconductance at V G ¼ 5 and 2.5 V, respectively, such performances suffered from huge gate forward leakage current, which can be seen in Fig. 2 . On the contrary, the MOS device showed a peak transconductance of 100 mS/mm, and a drain current of approximately 500 mA/ mm while the gate still maintained off at 11 V. This was higher than the drain current of 250 mA/mm obtained at V G turn-on voltage (V on ¼ 2 V) from the device without the oxide layer. Additionally, the threshold voltage was increased from 0.7 to 5.1 V owing to the insertion of the Al 2 O 3 gate oxide layer. 4 -treated normally-off device, was achieved by using the Al 2 O 3 gate oxide layer. As a result, a high drain current density of 500 mA/mm was obtained at a gate voltage of 11 V without huge gate leakage current, and the threshold voltage as high as 5.1 V was achieved. Such a device should be used for power electronic applications.
